Abstract{This paper describes simple deterministic O(log N)-step algorithms for routing permutations of packets in multibutter ies and randomlywired splitter networks. The algorithms are robust against faults (even in the worst case), and are e cient from a practical point of view. As a consequence, we nd that the multibutter y is an excellent candidate for a high-bandwidth low-diameter switching network underlying a sharedmemory machine.
Introduction
Networks derived from hypercubes form the architectural basis of most parallel computers, including machines such as the BBN Butter y, the Connection Machine, the IBM RP3 and GF11, the Intel iPSC, and the NCUBE. The butter y, in particular, is quite popular, and has been demonstrated to perform reasonably well in practice. An example of an 8-input butter y is illustrated in Figure 1 . The nodes in this graph represent switches, and the edges represent wires. Each node in the network has a distinct label (r; l), where r is the row, and l is the level. In a butter y with N inputs, the row is a log N-bit binary number 1 and the level is an integer between 0 and log N. The nodes on level 0 and log N are called the inputs and outputs, respectively. For l < log N, a node labeled (r; l) is connected to nodes (r; l + 1) and (r l ; l + 1), where r l denotes r with bit l complemented (bit 0 is the most signi cant, bit log N ? 1 the least).
The primary duty of the network in a parallel machine is to route messages between its processors and/or memory modules. In a butter y, messages are typically sent from the switches on level 0, called the inputs, to those on level log N, called the outputs. In a one-to-one routing problem, each input is the origin of at most one message, and each output is the destination of a most one message. One-to-one routing is also called permutation routing. All of the algorithms discussed in this paper route messages in a store-and-forward fashion. A store-and-forward algorithm treats messages as indivisible objects. At each step, a message can either remain at a switch or move in its entirety from one switch to another across an edge, provided that no other messages use the same edge at that step. Store-and-forward routing is also called packet switching, and messages are often referred to as packets. A related paper 2] extends the results of this paper for a di erent method of routing called circuit switching.
One of the nice features of the butter y is that there is a simple algorithm for nding a path of length log N from any input to any output. Upon reaching switch (r; l), l < log N, a packet with destination (R; log N) compares r with R. If they are equal, the packet takes the edge to (r; l + 1). If not, it takes the edge to (r l ; l + 1). One problem with the butter y is that this path is unique. As a consequence, if some switch or edge along the unique path from input i to output j (say) becomes congested or fails, then communication between input i and output j will be disrupted.
Dilated butter ies
Because message congestion is a common occurrence in real networks, the wires in butter y networks are typically dilated, so that each wire is replaced by a channel consisting of 2 or more wires. In a d-dilated butter y, each channel consists of d wires. Because it is harder to congest a channel than it is to congest a single wire in a butter y, dilated butter ies are better routing networks than simple butter ies 14, 16, 27] . 1 Throughout this paper, log N denotes log 2 N. 
Splitter networks
Butter y and dilated butter y networks belong to a larger class of networks that are often referred to as splitter networks. The switches on each level of a splitter network can be partitioned into blocks. All of the switches on level 0 belong to the same block. On level 1, there are two blocks, one consisting of the switches that are in the upper N=2 rows, and the other consisting of the switches that are in the lower N=2 rows. In general, the switches in a block B 2d incoming edges. In a d-dilated butter y, the d up (and d down) edges incident to each splitter input all lead to the same splitter output, but this need not be the case in general. For example, we have illustrated an 8-input splitter network with multiplicity 2 in Figure 2 . In a splitter network, each input and output are connected by a single logical (up-down) path through the blocks of the network. For example, Figure 3 shows the logical path from any input to output 011. In a butter y, this logical path speci es a unique path through the network, since only one up and one down edge emanate from each switch. (In fact, a splitter network with multiplicity one is very similar to a delta network 17].) In a general splitter network with multiplicity d, however, each switch will have d up and d down edges, and each step of the logical path can be taken on any one of d edges. Hence, one logical path can be realized by a myriad of physical paths in a general splitter network.
Randomly-wired splitter networks and multibutter ies
In this paper, we are primarily concerned with randomly-wired splitter networks. A randomly-wired splitter network is a splitter network where the up and down edges within each splitter are chosen at random subject to the constraint that each splitter input is incident to d up and d down edges, and each splitter output is incident to 2d incoming edges. The crucial property that randomly-wired splitter networks are likely to possess is known as expansion. In particular, an M-input splitter is said to have ( ; )-expansion if every set of k M inputs is connected to at least k up outputs and k down outputs, where > 0 and > 1 are xed constants. For example, see Figure 4 .
A splitter network is said to have ( ; )-expansion if all of its splitters have ( ; )-expansion. More simply, a splitter or a splitter network is said to have expansion if it has ( ; )-expansion for some constants > 0 and > 1. A splitter network with expansion is more commonly known as a multibutter y 29], and a multibutter y with ( ; )-expansion and multiplicity d consists of splitters in which each splitter input is incident to d up and d down edges and for which any k M splitter inputs are adjacent to k splitter outputs.
Splitters with expansion are known to exist for any d 3, and they can be constructed deterministically in polynomial time 11, 23, 29] , but ran- domized wirings typically provide the best possible expansion. In fact, the expansion of a randomly-wired splitter will be close to d?1 with probability close to 1, provided that is a su ciently small constant. (For a discussion of the tradeo s between and in randomly-wired splitters, see 20, 29] .)
A multibutter y with ( ; )-expansion is good at routing because one must block k splitter outputs in order to block k splitter inputs. In classical networks such as the butter y, the reverse is true: it is possible to block 2k inputs by blocking only k outputs. When this e ect is compounded over several levels, the e ect is dramatic. In a butter y, a single fault can block 2 l switches l levels back, whereas in a multibutter y, it takes l faults to block a single switch l levels back.
In 1989, Upfal showed that any N-input multibutter y can route any one-to-one problem in O(log N) steps using a simple greedy algorithm 29] , and that, by using pipelining, any N-input multibutter y can route O(log N) one-to-one problems in O(log N) steps. Although the proof is complicated and the constants hidden by the Big Oh notation are large, the result is important because the only previously known deterministic on-line linearhardware O(log N)-step packet routing algorithm 18] requires the use of the AKS sorting circuit 1] (which is even more complicated and has even larger constant factors).
Our results
In this paper, we provide a substantially simpler analysis of the greedy routing algorithm on multibutter ies, and as a consequence, derive much smaller constant factors for the O(log N) time bound. The analysis uses a potential function argument that may eventually prove to be useful for other routing problems as well.
More importantly, we show that the multibutter y is highly fault-tolerant. In particular, we prove that no matter how an adversary chooses f switches to fail, there will be at least N ?O(f) inputs and N ?O(f) outputs between which a simple variant of the greedy algorithm can route any log N permutations in O(log N) steps. Note that this is the best that we could hope for in general, since the adversary can always choose to isolate (f) inputs and (f) outputs by carefully selecting f faults. In the more commonly studied model of randomly located faults 10, 25, 26], we can do even better. For example, even if (N log N) faults are randomly-placed in the multibuttery, with probability near 1, the network can still deterministically route a permutation on (N) inputs and outputs. Thus the multibutter y becomes the rst bounded-degree network known to be able to sustain large numbers of faults with only minimal degradation in performance.
We also consider the experimental performance of the algorithms for N = 1024 inputs. Interestingly, we nd that randomly-wired splitter networks with multiplicity 2 outperform 2-dilated butter ies with equivalent hardware on random routing problems, even if the splitter network has 100 faults. On worst-case routing problems such as transpose and bit reversal, the randomly-wired splitter networks perform substantially better than the dilated butter ies, which take ( p N) steps. Hence, randomly-wired splitter networks appear to be good candidates for high-bandwidth, low-diameter switching networks underlying a shared-memory machine such as the BBN butter y.
Related work
Randomly-wired splitter networks and multibutter ies have appeared in a number of di erent contexts. In 1974, Bassalygo and Pinsker 3] used (randomly-wired) splitter networks with expansion to construct the rst nonblocking network of size O(N log N) and depth O(log N). In 1980, Fahlman 7] proposed a randomly-wired network called the Hashnet. In 1989, Upfal 29 ] studied splitter networks with expansion (which he called multibutter ies -a term attributed to Ron Fagin) and described a simple deterministic algorithm for routing in O(log N) steps on an N-input multibutter y. In another paper, Arora, Leighton, and Maggs 2] developed a circuit-switching algorithm for multibutter y and multi-Bene s networks and showed that the algorithm can be used to establish connections in a nonblocking fashion. Most recently, DeHon, Knight, and Minsky 5] designed a 64-processor switching network using a randomly-wired splitter network for processor to memory communications. Experimental work on randomlywired splitter networks is described in 4, 5, 13, 15, 21] . See also 6, 8] for other applications in which expanders are used to tolerate faults.
Outline
The remainder of the paper is divided into three sections as follows. The analysis of greedy routing algorithms on multibutter ies without faults is described in Section 2. In Section 3, we describe how to route around faults in O(log N) steps. The experimental data is presented in Section 4.
Routing without faults
In this section, we describe several algorithms for routing packets in O(log N) steps on an N-input multibutter y. We start by describing and analyzing Upfal's greedy algorithm for routing P permutations in Sections 2.1 and 2.2. This duplicates the result of Upfal, except that the proof is simpler and the constants are better. In Section 2.3 we describe variations of the algorithm that allow pipelining and queueing for which the constant factors in the O(log N) running time bound are substantially smaller. We conclude in Section 2.4 by mentioning some improvements to the network itself.
Throughout this section, we will assume that, unless stated otherwise, the multibutter ies we are working with have multiplicity d and ( ; )-expansion, where d 3, is an integral power of 1=2, and > 1.
The algorithm
Upfal's greedy algorithm starts by partitioning the packets into waves so that at most one packet in each wave is destined for any set of L contiguous outputs, where L is a power of 2. One way to do this is to group packets into the same wave if they are in the same permutation and their destinations are congruent modulo L. If there are P permutations to be routed, this results in the formation of at most P L waves. In general, we will set L The routing of the packets proceeds in stages, each stage consisting of an even and odd phase, and each phase consisting of 2d steps. In even phases, packets are sent from even levels to the next (odd) level, and in odd phases, packets are sent from the odd levels to the next (even) level. The edges within each splitter are colored with 2d colors so that exactly one edge of each color is incident on each input and exactly one edge of each color is incident on each output. In each phase, we process the colors in sequence, one step per color. For each color, we move a packet forward along an edge with that color if there is a packet in the switch at the tail of the edge that wants to go in that direction (up or down) and if there is no packet in the switch at the head of the edge. Alternatively, if there is a packet in the switch at the head of the edge and if it is in a later wave than the packet at the tail of the edge, then the two packets are swapped, so that the packet in the earlier wave moves forward. Note that every switch processes and/or contains at most one packet at any step.
If there is only one permutation to route, then each input of the multibutter y starts with one packet. If there are P permutations to be routed, however, then it will be useful to augment the front-end of the multibuttery with P ? 1 copies of the rst level of the multibutter y. Each switch on each of these levels starts with one packet. This will preserve the bound of queue size 1 at the input level, and it will ensure that these levels have the same ( ; )-expansion property as the rst level. For notational purposes, we will refer to these additional levels as levels ?1; ?2;... ; ?(P ? 1).
The analysis
We will analyze the behavior of the greedy algorithm described in Section 2.1 by means of a potential function argument. In particular, we will assign each packet in wave i (0 i < LP ) weight i for some xed < 1 to be determined later, and we will de ne the potential of a switch on level k (?(P ? 1) k log N) to be w k if k is odd, and w k+1 if k is even, where w < 1 is also a constant to be determined later. Thus, the potential of a packet in the ith wave at the kth level is i w k if k is odd, and i w k+1 if k is even, and the potential of the system is the sum of potentials of the packets. By varying the values of and w, we can obtain di erent bounds on the running time of the algorithm as follows. The key fact necessary to prove Theorem 2.1 is that the potential of the system drops by a constant fraction during each stage. In particular, we will need to prove the following claim. The main idea behind proving Claim 2.4 is that during any stage of the algorithm, a reasonable number of the heaviest packets move forward, thereby decreasing the potential of the system by a constant fraction. To formalize this intuition, we will need the following series of lemmas.
Lemma 2.5 After any phase of routing packets through a splitter, the weight of a packet at the head of any edge cannot be less than the weight of the packet at the tail of the edge.
Proof: Consider any edge e. At some step of the phase, the algorithm looks at the head and tail of e, and rearranges packets (if any) so that the heavier weight packet is sent to the head of e. In subsequent steps, only a packet with greater weight can be moved into the head of e, and only packets with lesser weight can move into the tail of e. Hence at the end of the phase, the weight of the packet at the head of e is at least as great as the weight of the packet at the tail of e, if any. (Nonexistent packets can be considered to have zero weight.)
In what follows, let W ui r denote the sum of the weights of the r heaviest upward-destined packets left at the inputs of a splitter after a phase of routing through the splitter. fraction of the weight is on the outputs. Corollary 2.9 After a phase of routing packets from level l to level l + 1, at least a total fraction of the weight in the two levels is in level l + 1.
We are now ready to prove Claim 2.4 and Theorem 2. During the rst phase of the stage, packets move from even levels to odd levels. This does not change the potential of the system since each even level has the same potential as the next odd level. However, it does ensure that the weight in odd level l + 1 is at least x l and the weight in even level l is at most (1 ? )x l .
During the second phase, the weight in odd level l +1 is rearranged with the weight in even level l + 2 for each l. By Corollary 2.9, and the argument of the previous paragraph, we know that at least Proof of Theorem 2.1: To compute an upper bound on the running time of the algorithm, we now need only to compute the initial potential of the system and the potential at which we will be guaranteed that every packet has reached its destination at level log N.
To compute the initial potential, we will assume without loss of generality Since each stage takes 4d steps, we can multiply by 4d to obtain the bounded stated in the theorem.
In order to show that S = O(P +log N), we need to show that there exist constants d, , , w < 1, and < 1 such that L =w < 1 and < 1. The key, of course, is showing that < 1 (i.e., that the potential of the system drops during every stage). If > 1=2, then we can always nd a value of w < 1 for which < 1. (In particular, we can choose w = p (1= ) ? 1 < 1, for then = 2 (1 ? ) < 1.) In order for to be greater than 1=2, it su ces that (1 ? ) > 1. This can be accomplished for any > 1 by setting to be su ciently small. Making small also guarantees that L =w < 1. Hence, we only need to choose d, , and so that > 1, which can be done for any d 3 by choosing to be su ciently small.
For example, we could choose d = 11, = 1=32, = 4, L = 16, = 1=2, = 2=3, w = 1= p 2, and = 8=9, to show that log N permutations can be routed in at most 4273 log N steps using the algorithm.
Improving the constant factors
Although the constant factors derived for the running time bound in Theorem 2.1 are superior to those proved by Upfal 29] (who achieved a bound of 18500log N steps for d = 21), they are very far from what can be considered practical. Fortunately, the constant factors can be substantially improved if we allow each switch to process communications along each incident edge at the same time. In particular, we can handle 4d routing problems for the price of one by interleaving and pipelining the 4d problems in the standard way. (I.e., every edge will now be active at every step { edges with the jth color will be working on the ith problem during steps congruent to i + j mod 4d.) Similarly, we can partition a single problem into 4d batches, each of which can be handled simultaneously but independently. The number of waves in each batch is P L=4d which means that we can simply reduce P L by a factor of 4d in the overall time bound. As long as P L > 4d, this means that we can route P permutations in (4d log 2 w = log 1 ) log N+(log 1 = log 1 )PL+4d log L(1 ? )(1 ? L w ?1 ) = log 1 steps.
The most interesting application of this procedure is to routing log N permutations, for which the time bound is (4d log , this gives an absolute bound of 367 log N ?637 steps which is substantially better than the previous bound.
Recently, Leighton and Maggs 19] developed an alternative method for analyzing greedy routing algorithms on multibutter ies which allows for another order-of-magnitude improvement in the constant factors. In particular, they have shown that a simple greedy algorithm can routing a single permutation in at most 56 log N steps using d = 10 and queues of size 2 at each edge. By increasing d further, the time bound can be decreased to about 5 log N. Using a more complicated algorithm, and large d, the time bound can be decreased to nearly 2 log N 2].
Even the best bounds for the constant factors are not very good, however. Fortunately, as we will see in Section 4, randomly-wired splitter networks (even those with d = 2) appear to perform much better in practice than would be indicated by the known theoretical upper bounds.
Other improvements
The algorithms described in Sections 2.1 through 2.3 can be improved in several ways. For example, by considering the expansion obtained across two or more levels of splitters, it is possible to obtain much larger expansion factors for randomly-wired splitter networks. In fact, it is possible to show that even a splitter network with multiplicity 2 can route any permutation in O(log N) steps. This is not possible to prove using the previous analysis for splitters with d = 2, since they do not have expansion.
One of the nice properties of a d-multibutter y is that it requires about the same VLSI layout area 28] as a d-dilated butter y. In particular, the layout area of an N-input d-butter y or d-dilated butter y is (N ). For P log N + 1, however, it can be shown that a more area-e cient network will su ce: the multi-Bene s network. The multi-Benes network consists of back-to-back multibutter ies and requires twice the area of the multibutter y.
Routing around faults
In this section, we prove that the multibutter y is a highly fault-tolerant network. We start by considering worst case faults in Section 3.1 and then consider the less malevolent case of random faults in Section 3.2. For simplicity, we will assume that d 5, although similar results can be proved for smaller d. On-line algorithms for recon guring around faults are discussed in Section 3.3.
Worst case faults
In this section, we will prove that no matter how an adversary selects f switches to be faulty, there are always at least N ?O(f) inputs and N ?O(f) outputs through which any permutation on those inputs and outputs can be routed in O(log N) steps. In fact, the greedy algorithm described in Section 2 works once we have removed an appropriate set of switches which include at most O(f) inputs and outputs.
We rst describe which outputs to remove. Examine each splitter in the multibutter y and check if more than an " fraction of the input switches We next describe which inputs to remove. Working from level log N backwards, examine each switch to see if at least half of its upper output edges lead to faulty switches that have not been erased, or if at least half of its lower output edges lead to faulty switches that have not been erased. If so, then declare the switch to be faulty (but do not erase it). In the following lemmas, we will prove that at most f 0 ?1 additional switches are declared to be faulty at each level of this process. Hence, at most O(f) multibutter y inputs will be faulty (declared or otherwise). Proof: The proof is again by induction on the level. Consider some level l and assume that it has more than f 0 ?1 propagated faults. By Lemma 3.2, we know that these faults are divided among the splitters linking level l to l + 1 so that we can apply the expansion property to the faults within each splitter. Hence there must be more than outputs between which any log N permutations can be routed in at most O(log N) steps, provided that > bd=2c + 1. Proof: The results follows from Theorem 2.1, Lemmas 3.1 and 3.3, and the fact that 0 = ? bd=2c > 1.
Random faults
Random faults are much easier to tolerate than worst-case faults. In fact, any network can be made to tolerate a large number of randomly placed faults simply by making multiple copies of its switches and edges. For example, suppose that an n-switch network G is replaced by a network G 0 in which for each switch u in G there are a pair of switches u and u 0 in G 0 , and for each edge fu;vg in G there are four edges fu;vg, fu;v 0 g, fu 0 ; vg, and fu 0 ; v 0 g. Then G 0 can simulate G provided that there is no pair of switches u and u 0 in G 0 that simultaneously fail. If each switch fails independently with probability 1= p 2n, then the expected number of failures is p 2n, and the probability that any particular pair of switches u and u 0 both fail is 1=2n. Since there are n pairs of switches, the probability that any pair fails is at most 1=2. This technique is easily generalized. By making c copies of each switch and c 2 copies of each edge, any n-switch network can be made to tolerate a failure rate of (cn) ?1=c with probability 1 ? 1=c.
By a similar argument, even if each switch in G 0 fails with some xed constant probability then, with high probability, G 0 can simulate a constant fraction of the switches in G. In general, however, there is no guarantee that these switches in G will be connected in a useful fashion. As the following theorem shows, however, even if the switches fail with some constant probability, an N-input multibutter y will have some set of (N) inputs and (N) outputs between which any permutation can be routed in O(log N) steps, with high probability. Furthermore, an N-input multi-Bene s network can tolerate constant failure probability and still route log N permutations of (N) packets in O(log N) time. The only other networks that are known to tolerate constant failure probability are the N-switch hypercube, which can route any log N permutations of N packets in O(log N) time, with high probability, but has degree log N 10], and the N-switch mesh, which can route log N permutations of (N) packets in O( p N log N) time 12] . The strategy for tolerating random faults is the same as the strategy of Section 3.1 for tolerating worst-case faults. We rst examine each splitter to determine if more than an " fraction of the input switches in that splitter are faulty, where " = 2 ( 0 ? 1) and 0 = ? b d 2 c. If so, then we erase the splitter and all of its descendant switches and outputs. Then we propagate faults back from level log N to level 0. A switch is declared to be faulty if at least half of its upper input edges or output edges lead to faulty switches that have not been erased. The following theorem shows that, with high probability, this strategy leaves a constant fraction of the network intact. Proof: The hard part of the proof is showing that we don't erase too many outputs.
We begin by deriving an upper bound on the probability that more than "M input switches fail in an M-input splitter. We can analyze the number of erased splitters on each level in a similar fashion. Consider a level of the network that contains N=M M-input splitters. Using the fact that each splitter on this level is erased independently with probability at most e ? M , we can show that with probability at least 1?e ? (N=log 2 N ) , the number of erased splitters is at most cN=M log 2 M for any constant c > 2 log 2 Me ? M . For small and all M, c can be made arbitrarily close to 0. Hence, with probability at least 1? e ? (N=log 2 N ) , at most cN= log 2 M outputs are erased due to faults occuring in splitters with M inputs. Summing over M = 2; 4; 8; . . . ; N, we nd that with probability at last 1? e ? (N= log 2 N) , at most cN(1+ 1=4+1=9+ + 1= log 2 N) c 2 N=6 outputs are erased overall. Hence, at least N outputs remain, where can be made close to 1 by setting to be close to zero.
Once all of the blocks containing more than an " fraction of faulty switches are erased, we can apply Lemmas 3.2 and 3.3 to show that there aren't too many propagated faults on any level. In order to apply Lemma 3.3, we must bound the number of switches that fail on any level. To do this, we bound the binomial distribution to show that at most c 0 N switches fail on a level with probability 1 ? e (N) , where c 0 < 2p. By Lemma 3. 3.3 On-line recon guration Deciding which switches to remove from the network using the procedure described in Sections 3.1 and 3.2 is straightforward if we can recon gure the network o -line. On-line recon guration is more challenging, however. The hard part is deciding locally which splitters contain too many faults at the input, since this calculation must be performed in the presence of faults. Fast on-line algorithms for this task are described by Goldberg, Plotkin, and Maggs in 9].
Once the splitters containing too many faults are erased, then it is a simple matter to propagate faults back through the network. Each switch simply checks its up and down output neighbors to see how many are faulty. As we will see in Section 4, the multibutter y can tolerate a surprisingly large number of random faults without having to erase any inputs or outputs at all, so this simple fault propagation technique may be su cient for recon guring multibutter ies in practice.
Experiments
This section presents data generated by a PASCAL program that simulates randomly-wired splitter networks. The experimental data demonstrates that a randomly-wired splitter network with multiplicity 2 is capable of routing e ciently even when many of its switches are faulty. The random numbers used in the simulations were generated using the minimal standard linear congruential generator from 24].
The program tested the ability of a randomly-wired splitter network with multiplicity 2 to tolerate randomly-placed faults. Four types of splitter networks were compared: normal butter ies, a 2-dilated butter y, randomlywired splitter networks with multiplicity 2, and randomly-wired splitter networks with multiplicity 2 that were modi ed to improve their fault tolerance. Each network had N = 1024 inputs. The randomly-wired networks were \cleaned up" after their creation to remove parallel edges between the same two switches where possible.
The program primarily simulated store-and-forward routing. Messages were routed according to a simple greedy algorithm. At each time step, a Table 1 : Network failure rate. The left column shows the number of randomly-placed faults. The right column shows the percentage of trials in which at least one fault was propagated back to an input in a 1024-input modi ed randomly-wired splitter network with multiplicity 2. Each box represents 2000 trials.
switch was allowed to send a message along an edge provided that at the end of the previous step the number of messages in the switch at the end of the edge was at most 4. The average number of steps required to route all of the messages to their destinations was measured. We made two modi cations to the random networks in order to make them more fault tolerant. First, we removed the last 2 levels and replaced each 4-input splitter on these levels with a 4 4 complete bipartite graph.
We then added a level numbered ?1 with 4 random matchings to level 0.
We use an asterisk (*) in Tables 1 through 3 to indicate that the networks were modi ed.
Faults were placed at random interior (i.e., not input or output) switches of the modi ed splitter networks. A non-faulty switch was declared faulty if either both of its up edges or both of its down edges led to faulty switches. Thus, faults could propagate from the last interior level back to the inputs. Because the faults were placed at random, the modi ed splitter networks could tolerate about (N log N) 3=4 faults without any faults propagating back to the inputs. If any faults reached the inputs, then all of the faults were removed, and a new set of random faults was placed in the network. The number of faults in the modi ed splitter networks varied from 0 to 1000. Table 1 shows the percentage of trials in which at least one fault reached the inputs.
We rst ran a set of trials to compare the performance of the randomlywired splitter networks to the normal butter ies and the 2-dilated butter ies when routing random and worst-case problems. We ran 4 types of trials. The rst type consisted of routing a message from each input to a random Table 2 : Store-and-forward completion time. Each box shows the average, over 500 trials, of the number of steps for all of the packets to reach their destinations, and the standard deviation.
destination, for a total of N = 1024 messages. The second consisted of routing a collection of 10 such random routing problems. The third type was the transpose permutation, a worst-case problem for the butter y and dilated butter y. In this problem the destination of each message is formed by rotating the binary representation of the origin of the message 1 2 log N positions in a circular fashion. The last type consisted of 10 of these transpose permutations. For each of these types, we varied the number of faults in the modi ed randomly-wired splitter networks from 0 to 1000.
The data is presented in Table 2 . There is one column in the table for each type of routing problem: a random problem (1), 10 random problems (10), a transpose problem (1T), and 10 transpose problems (10T). For each type of network tested, there is a row in the table. Each entry in a row shows the average, over 500 trials, of the number of steps required to route all of the packets to their destinations, and the standard deviation, . The butter y rows are labeled 0 (nor), the 2-dilated butter y rows are labeled 0 (dil), the randomly-wired splitter network rows are labeled 0, and the modi ed randomly-wired splitter network rows are labeled 0 through 1000 depending on the number of faults in the network.
Surprisingly, a randomly-wired splitter network with up to 100 faults performs nearly as well as the fault-free 2-dilated butter y on random problems, and much better on transpose problems, even though both networks consist of the same amount of hardware. It is also possible to use this program to simulate circuit-switching. In the circuit-switching model, the goal of a message is to establish a dedicated path from its source to its destination. This path must be disjoint from the paths of all other messages; an edge can appear on at most one message's path. This model is most appropriate when the messages being transmitted are too long to be considered atomic objects. For circuit-switching we ran the same algorithm but instead measured the percentage of messages that reached their destinations without ever being delayed. These messages can be viewed as having successfully locked down paths from their sources to their destinations. The data is presented in Table 3 . Here we found that a modi ed randomly-wired splitter network with 100 faults outperformed a fault-free 2-dilated butter y! In a related paper 2], we describe more sophisticated circuit-switching algorithms that guarantee that all of the messages succeed in establishing their paths in O(log N) time.
Additional experimental data on the performance of randomly-wired splitter networks can be found in 4, 5, 13, 15, 21].
Remarks
The fault tolerance and potential function arguments developed in this paper can be applied to other leveled switching networks with local expansion properties. A good example of such a network is a fat-tree 22] with expander-based switches. Using the methods described in this paper, it is possible to devise algorithms for routing around faults in this network, although the problem of optimally assigning packets to waves in a deterministic on-line fashion is still unresolved.
